

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P O Box 1450 Alexandria, Virgiria 22313-1450 www.uspio.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO.

09/273.560 03/22/1999 TAKUMI HASEGAWA Q53743 7269

7590 05/13/2099
SUGHRUE, MION, ZINN, MACPEAK & SEAS

THANDAVELU, KANDASAMY

ARTUNIT PAPER NUMBER

2125

MAIL DATE DELIVERY MODE 05/13/2009 PAPER

## Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

2100 PENNSYLVANIA AVE. N.W.

WASHINGTON., DC 200373202

## Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s) HASEGAWA, TAKUMI	
09/273,560		
Examiner	Art Unit	
KANDASAMY THANGAVELU	2123	

	KANDASAMY THANGAVELU	2123				
The MAILING DATE of this communication appear	ars on the cover sheet with the d	orrespondence add	ress			
THE REPLY FILED 23 April 2009 FAILS TO PLACE THIS APPL	THE REPLY FILED 23 April 2009 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE.					
. Me The rephy was filled after a final rejection, but prior to or on the same day as filling a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 1.131; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods:						
a) \( \text{The period for reply expires \$\frac{1}{2}\$ months from the mailing date to this Action or event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or (t MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f)	dvisory Action, or (2) the date set forth ter than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE	date of the final rejection	n.			
Extensions of time may be obtained under 37 CFR 1.138(a). The date on which the petition under 37 CFR 1.138(a) and the appropriate extension fee awave been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL						
2. The Notice of Appeal was filed on A brief in compliance with 37 CFR 41.37 must be filed within two months of the date of filing the Notice of Appeal (37 CFR 41.37(a)), or any extension thereof (37 CFR 41.37(a)), to avoid dismissal of the appeal. Since a Notice of Appea has been filed, any reply must be filed within the time period set forth in 37 CFR 41.37(a).						
AMENDMENTS						
<ol> <li>The proposed amendment(s) filed after a final rejection, b</li> <li>(a) They raise new issues that would require further con</li> <li>(b) They raise the issue of new matter (see NOTE below</li> <li>(c) They are not deemed to place the application in better</li> </ol>	sideration and/or search (see NOT v);	E below);				
appeal; and/or  (d) ☐ They present additional claims without canceling a converse NOTE: (See 37 CFR 1.116 and 41.33(a)).	orresponding number of finally reje	cted claims.				
4. The amendments are not in compliance with 37 CFR 1.12	1 See attached Notice of Non-Cor	mnliant Amendment (I	PTOL =324)			
5. Applicant's reply has overcome the following rejection(s):						
6. Meeting in a determined claim (s) would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s).						
7. \( \bigcirc \) for purposes of appeal, the proposed amendment(s): a) \( \bigcirc \) how the new or amended claims would be rejected is proving the status of the claim(s) is (or will be) as follows:  Claim(s) allowed:  Claim(s) objected to:  Claim(s) rejected: 1:6.  Claim(s) withdrawn from consideration:		be entered and an ex	planation of			
AFFIDAVIT OR OTHER EVIDENCE						
<ol> <li>The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).</li> </ol>						
<ol> <li>The affidavit or other evidence filed after the date of filing a entered because the affidavit or other evidence failed to ov showing a good and sufficient reasons why it is necessary</li> </ol>	rercome <u>all</u> rejections under appear and was not earlier presented. Se	l and/or appellant fail e 37 CFR 41.33(d)(1	s to provide a			
10. ☐ The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER		*				
11. The request for reconsideration has been considered but See the attachment below.		condition for allowan	ce because:			
12. ☐ Note the attached Information <i>Disclosure Statement</i> (s). (PTO/SB/08) Paper No(s) 13. ☐ Other:						
/Paul L Rodriguez/ Supervisory Patent Examiner, Art Unit 2123						

Applicant's arguments with respect to claim rejections under 35 USC 112 First paragraph are not persuasive. Claim rejection under 35 USC 101 is maintained for claim 3, since none of the steps is indicated to be implemented on a computer. Applicant's arguments with respect to claim rejections under 35 USC 103 (a) are not persuasive.

As per the Applicants argument that 'the Examiner asserts that the middle column of FIG. 3 (Risefall) is incorrect; that the determination that no delay ('NONE') was caused by the input, as recited in claim 6, is incorrect, Applicants disagraer, as discoused in the Specification, since the state of the output is low both at the first clock signal (when input 1 rises), and at the second clock signal (when input 2 falls), it is determined that no delay was caused by the input (Specification, page 7, line 22 to page 8, line 6, and FIG. 3 is such, the determination of 'NONE' in FIG. 3 is justified', the Examiner reaffirms his position in the Final rejection that the determination that no delay was caused by the input is incorrect.

As per the Applicants argument that "in the case where the input 1 rises and the input 2 falls, no change in a signal state of an output terminal of the logical circuit is determined (see FIG. 3, middle column- 'Risefall'); the delay analysis media determines that no further delay analysis needs to be performed; this determination is automatic since it is based on the logical operation information of the logical circuit; therefore, Applicants submit that claim 5 complies with the requirements of 35 U.S.C. § 112", the Examiner reaffirms his position in the Final rejection that Claim 5 does not have support in the specification, as explained below.

The logical operation information does not have the capability to automatically determine based on the logical operation information of the circuit that there is no change in a signal state of an output terminal of the logical circuit. The signal carries is not expected in a signal state of an output terminal of the logical circuit. The specification has not shown anywhere in the specification the existence of such capability. The applicant has not shown support in the specification to performed. Specification Page 7, Line 22 to Page 8, Line 6 and Figs. 3-5 do not support the above features. In Fig. 3, the showing of Notlorie when input 1 rises and input 2 falls is incorrect. It is not understood as to how the applicant select "NONE", In the AND circuit he folkse it is incorrectly incorrectly and the input falling earlier. Therefore, under Rise/Fall, the delay is determined by the input 1 shat of the size of the size

As per the Applicants argument that "the features of claim 6 are supported by the Applicants' disclosure; claim 6 recites that ... the delay intensified in the AND gate is labeled as NONE indicating no change in the signal state at the output terminal of the AND gate, and the delay analyzing module, automatically determines that no further delay analysis needs to be performed; ... claim 6 compiles with the requirements of 35 U.S.C. § 112", the Examiner reaffirms his position in the Final rejection that Claim 6 does not have support in the specification, as explained in the paragraph above.

As per the Applicants argument regarding claim rejection under 35 USC 101, the Examiner takes the position that though the preamble of claim 3 indicated that the method is computer implemented, none of the steps is indicated to be implemented on a computer. Therefore, the Examiner maintains rejection of claim 3 under 35 USC 101.

As per the Applicants argument that 'the logical operation does not teach or suggest all the features of the claimed logical operation information; the claimed logical operation information comprises delay time information which is specific to an input terminal logical state transition and a resulting logical state transition at an output terminal; Hassegawa '168 does not teach or suggest that the stored delay time is specific to a state transition of the pin; neither Hassegawa '511 nor Hassegawa '168 does not teach or suggest that the stored delay time is specific to a state transition of the pin; neither Hassegawa '511 nor Hassegawa '168 does not teach in analysis is prestored; as setup, the delay analysis can serquired by claim 1\*, the Examiner reaffirms opisition in the Final rejection. Hassegawa '168 discloses at CL1, L58-61 that the delay model storing means store information of a circuit model including logic information, connecting information and delay information of the logic circuit at CL2, L30-35 that dely verification can be achieved by calculating the dely time from each pin to the starting point of the logic circuit and the delay time from each pin to the ending point of the logic circuit and the delay time from each pin to the ending point of the examiner interprets this to mean that logical operation information comprises delay time information which is specific to an input terminal logical state transition and a resulting logical state transition at an output terminal; the stored delay time is specific to a state transition of the pin; and that the type of logic circuit of delay analysis is prestored.